Diseño e implementación de un modulador basado en el estándar DVB-S2 para FPGA en VHDL / Desing and implementation of a modulator based on the DVB-S2 standard FPGA an VHDL

Duca, Federico (2018) Diseño e implementación de un modulador basado en el estándar DVB-S2 para FPGA en VHDL / Desing and implementation of a modulator based on the DVB-S2 standard FPGA an VHDL. Proyecto Integrador Ingeniería en Telecomunicaciones, Universidad Nacional de Cuyo, Instituto Balseiro.

[img]
Vista previa
PDF (Tesis)
Disponible bajo licencia Creative Commons: Reconocimiento - No comercial - Compartir igual.

Español
919Kb

Resumen en español

Se realizo el estudio del estandar de segunda generación de transmisión de video satelital DVB-S2. Luego, se realizó un análisis de factibilidad de implementación del sistema de transmisión propuesto por dicho estándar y de su posible desempeño en cuanto a tasa de transmisión y ancho de banda. En base a esto, se simplicó dicho sistema a uno con un menor número de subsistemas y conguraciones por cuestiones de alcance del proyecto. Posteriormente, cada uno de los subsistemas del modulador seleccionado fue implementado en VHDL. Se utilizó como criterio de implementación, realizar diseños lo sucientemente exibles para que la adaptación a otras conguraciones sea lo más simple posible. Finalmente, se realizaron simulaciones de comportamiento de cada uno de los subsistemas para validar el correcto funcionamiento de los módulos y, en algunos casos particulares, se contrastaron los resultados obtenidos con modelos computacionales.

Resumen en inglés

The second generation standard of satellite video transmission DVB-S2 was studied. Afterward, a feasibility analysis of the implementation of the transmission system proposed by the standard and its possible performance in terms of transmission rate and bandwidth was carried out. Based on this, the transmission system was simplied to one constituted by a less number of subsystems and congurations because of the limited scope of this project. Subsequently, each of the subsystems of the selected modulator was implemented in VHDL. It was used as an implementation criterion, make designs exible enough to achieve the adaptation to other congurations in the simplest way possible. Finally, behavior simulations of each of the subsystems were carried out to validate the correct functioning of the modules and, in some particular cases, the results were compared with computational models.

Tipo de objeto:Tesis (Proyecto Integrador Ingeniería en Telecomunicaciones)
Palabras Clave:Satellites; Satélites; [Satellite communications; Comunicaciones satelitales; Modulator; Modulador]
Referencias:[1] ETSI EN 302 307-1: Digital Video Broadcasting (DVB); Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications; Part 1: DVB-S2. Estándar europeo, European Telecommunications Standards Institute (ETSI), 2014-11. V1.4.1. [2] 2nd Generation Satellite. Ficha tecnica, Digital Video Broadcasting (DVB) Project Oce, 2012-08. [3] Sklar, B. Digital communications, tomo 2. Prentice Hall Upper Saddle River, 2001. [4] Enabling technologies for SDR: Comparing FPGA and DSP performance, 2006. URL https://www.bdti.com/MyBDTI/pubs/20061115_sdr06_fpgas.pdf, accedido: 2018-11-30. [5] Iridium NEXT uses Xilinx space-grade FPGAs. URL \https://www.eetindia. co.in/news/article/iridium-next-uses-xilinx-space-grade-fpgas, accedido: 2018-02-16. [6] CREONIC. DVB-S2 Demodulator IP Core. URL https://www.creonic.com/ de/ip-core/dvb-s2-demodulator-de/, accedido: 2018-02-22. [7] IPRIUM. DVB-S2 Modulator IP Core. URL https://www.iprium.com/ipcores/ id/dvbs2-modulator/, accedido: 2018-02-22. [8] DVB-S2 LDPC Decoder. URL www.wasiela.com/dvb-s2-ldpc-decode, accedido: 2018-11-28. [9] ETSI EN 300 421: Digital Video Broadcasting (DVB); Framing structure, channel coding and modulation for 11/12 GHz satellite services. Estandar europeo, European Telecommunications Standards Institute (ETSI). V.1.1.2. [10] ETSI EN 300 429: Digital Video Broadcasting (DVB); Framing structure, channel coding and modulation for cable systems. Estandar europeo, European Telecommunications Standards Institute (ETSI), 1994-12. Edition 1. [11] ETSI EN 300 744: Digital Video Broadcasting (DVB); Framing structure, channel coding and modulation for digital terrestrial television. Estandar europeo, European Telecommunications Standards Institute (ETSI), 1997-03. Edition 1. [12] Press Release: ITU recommends DVB-S. URL https://www.dvb.org/ resources/public/pressreleases/old/pr007_itu_recommends_dvb-s_ 941129.pdf, accedido: 2018-02-16. [13] History of DVB. URL https://www.dvb.org/about/history, accedido: 2018- 02-22. [14] ETSI EN 301 210: Digital Video Broadcasting (DVB); Framing structure, channel coding and modulation for Digital Satellite News Gathering (DSNG) and other contribution applications by satellite. Estandar europeo, European Telecommunications Standards Institute (ETSI). [15] Gallager, R. Low-density parity check codes. Tesis Doctoral, Massachusetts Institute of Technology (MIT), 1963. [16] Hocquenghem, A. Codes correcteurs d'erreurs. Chires, 2 (2), 147{56, 1959. [17] Bose, R. C., Ray-Chaudhuri, D. K. On a class of error correcting binary group codes. Information and control, 3 (1), 68{79, 1960. [18] ETSI EN 301 790: Digital Video Broadcasting (DVB); Interaction channel for satellite distribution systems. Estandar europeo, European Telecommunications Standards Institute (ETSI). [19] ETSI ETS 300 801: Digital Video Broadcasting (DVB); Interaction channel through Public Switched Telecommunications Network (PSTN)/ Integrated Services Digital Networks (ISDN). Estandar europeo, European Telecommunications Standards Institute (ETSI). [20] ETSI EN 301 195: Digital Video Broadcasting (DVB); Interaction channel through the Global System for Mobile communications (GSM). Estandar europeo, European Telecommunications Standards Institute (ETSI). [21] ETSI ES 200 800: Digital Video Broadcasting (DVB); DVB interaction channel for Cable TV distribution systems (CATV). Estandar europeo, European Telecommunications Standards Institute (ETSI). [22] Recommendation ITU-R SNG.770-1: Uniform operational procedures for satellite news gathering (SNG). Inf. tec., International Telecommunication Union (ITU). [23] ETSI TR 102 376: Digital Video Broadcasting (DVB) User guidelines for the second generation system for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications; Part I (DVB-S2). Reporte tecnico, European Telecommunications Standards Institute (ETSI). [24] DVB BlueBook A171-1: Digital Video Broadcasting (DVB) Implementation guidelines for the second generation system for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications; Part I (DVB-S2). Reporte tecnico, European Telecommunications Standards Institute (ETSI). [25] SATbroadcasts. DVB-S/S2 Bitrate Calculator. URL http://www. satbroadcasts.com/DVB-S_Bitrate_and_Bandwidth_Calculator.html. [26] ROKS. Bitrate calculator DVB-S2. URL https://roks-tv.com/pages/dvb_s2. [27] AXI UG761. Reference guide, Xilinx Inc., 2011. (v 13.1). [28] COM-1209: a soft high-speed DVB-S2 BCH code decoder and encoder VHDL source code overview. Inf. tec., ComBlock, 2009. [29] Proakis, J. G., Salehi, M., Zhou, N., Li, X. Communication systems engineering, tomo 2. Prentice Hall New Jersey, 1994. [30] El Gouri, R., Ahmed, W. A., Lichioui, A., Hlou, L. Conception and implementation of a bch code on a fpga board. International Journal of Engineering & Technology, 2 (4), 293, 2013. [31] Haykin, S. Communication systems. John Wiley & Sons, 2008. [32] Iva, B., Kresimir, M., Emil, D. Dvb-s2 model based on reed-solomon outer encoder. [33] Jokela, T. Performance analysis of substituting dvb-s2 ldpc code for dvb-t error control coding system. En: Broadband Multimedia Systems and Broadcasting, 2008 IEEE International Symposium on, pags. 1{5. IEEE, 2008. [34] Vivado High-Level Synthesis. URL https://www.xilinx.com/products/ design-tools/vivado/integration/esl-design.html, accedido: 2018-11-29. [35] ZCU104 Evaluation Board. User guide, Xilinx Inc., 2018-10. UG1267 (v1.1). [36] de Lima, E. R. Architecture and algorithms for the implementation of digital wireless receivers in FPGA and ASIC: ISDB-T and DVB-S2 cases. Tesis Doctoral, 2016.
Materias:Ingeniería en telecomunicaciones > Diseño digital
Ingeniería en telecomunicaciones > Telecomunicaciones
Divisiones:Emtech S.A.
Código ID:745
Depositado Por:Tamara Cárcamo
Depositado En:17 Feb 2021 11:03
Última Modificación:17 Feb 2021 11:03

Personal del repositorio solamente: página de control del documento